Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination | HATHAWAY ET AL. | Examiner | Joseph D. Torres | 2133 | Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,529,861	03-2003	Patra et al.	703/14
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	к	US-			PAGE 4.5
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification	
	N						
	0						
	Р						
	Q						
	R						
	Ś						
	Т						

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	J. Monteiro, S. Devadas, and B. Lin, "A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits," Proc. 31st Design Automation Conf., pp. 12-17, 1994
	v	Seiji Kajihara, Kohei Miyase: On Identifying Don't Care Inputs of Test Patterns for Combinational Circuits. ICCAD 2001: 364-369
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.